Web Results **1 - 10** of about **407** for **fine coarse "phase detector" pll filter vco coarse divider serial**. (**0.42** seconds)

[PDF] A Low Jitter, Low Power, CMOS 1.25-3.125Gbps Transceiver
File Format: PDF/Adobe Acrobat - View as HTML
... two loops in the receiver; the **coarse** loop. and the **fine** loop. The **coarse** loop **PLL** locks to ... **Filter** (LF), a 10-stage **VCO** and a **divider** as shown in ...
www.imec.be/esscirc/esscirc2001/Proceedings/data/79.pdf - Similar pages - Remove result

[PDF] University of Toronto
File Format: PDF/Adobe Acrobat
Filter. Freq. Detector. **VCO**. **fine**. freq. tune. Ref. D. Data. Output. Output. Clock. Freq. Input. **coarse**. freq. tune. **Divider**. **Divider** ...
www.ewh.ieee.org/r7/toronto/events/devito_slides.pdf - Similar pages - Remove result

Method and apparatus for adjusting the phase of an output of a ...
A loop **filter** 108, and voltage controlled oscillator (**VCO**) 110 provide the ... **Coarse** phase adjustments may be implemented using the variable **divider** block ...
www.freepatentsonline.com/6920622.html - 97k - Cached - Similar pages - Remove result

[PDF] User Programmable
File Format: PDF/Adobe Acrobat - View as HTML
... feedback • Small footprint 24-pin SOIC • **Coarse** and **fine** ... Oscillator Output 8 **FINE** IN **Fine** Phase Adjust ... Volt Supply 21 PDEN IN **Phase Detector** Enable (Active ...
icst.com/datasheets/ics1522.pdf - Supplemental Result - Similar pages - Remove result

[PDF] ispClock5500 Family Data Sheet
File Format: PDF/Adobe Acrobat - View as HTML
... 2.5V, 3.3V ■ Fully Integrated High-Performance **PLL** • Programmable lock ... **VCO** frequency • Up to +/- 12ns skew range • **Coarse** and **fine** adjustment modes ...
www.vantis.com/account/ _download.cfm?CFID=5188056&CFTOKEN=64608068&AMID=8434 - Supplemental Result - Similar pages - Remove result

[PDF] Triple 8/10-Bit 150/110 MSPS Video & Graphics Digitizer w/Analog **PLL**
File Format: PDF/Adobe Acrobat - View as HTML
The **coarse** offset registers apply before the ADC. A 10-bit **fine** ... The analog **PLL** consisted of **phase detector**, loop **filter**, voltage controlled oscillator ...
focus.ti.com/lit/ds/symlink/tvp7000.pdf - Similar pages - Remove result

EDN Access--03.14.97 **PLL** SYNTHESIZERS make channel-hopping swift ...
The **phase detector** compares an input signal to the output of a **VCO** or voltage-controlled ... one for **coarse** (offset) setting and one for **fine** tuning. ...
www.edn.com/archives/1997/031497/06DF_01.htm - 45k - Cached - Similar pages - Remove result

[PDF] ispClock5500 Family Data Sheet
File Format: PDF/Adobe Acrobat
Locked to **VCO** frequency. • Up to +/- 12ns Skew range. • **Coarse** and **fine** Adjustment ... **PLL** are an Edge-sensitive **Phase DETECTOR**, A Programmable Loop **Filter**, ...
www.latticesemi.com/lit/docs/datasheets/ pac/ispclock5500.pdf?CFID=729242&CFTOKEN=67141363 - Supplemental Result - Similar pages - Remove result

[PDF] A Quad-Band GSM-GPRS Transmitter With Digital Auto-Calibration
File Format: PDF/Adobe Acrobat
the **PLL** transfer function, with a digital transmit **filter**. Thus, ... The architecture

employs a single **VCO** with a digital **coarse**- ...
dx.doi.org/10.1109/JSSC.2004.836342 - Similar pages - Remove result

[PDF] Using the PE3291/92 in CDMA Applications
File Format: PDF/Adobe Acrobat - View as HTML
step 10.08 kHz and loop **filter** bandwidth 1 kHz, in a. **coarse** and **fine** frequency ... prescaler, Internal **phase detector**. • Product brief. 2 GHz Integer-N **PLL** ...
rfwireless.rell.com/pdfs/AN4_peregrine.pdf - Similar pages - Remove result

Try your search again on Google Book Search

Gooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

fine coarse "phase detector" pll filter Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

Searched for:: :All of the words:**fine** AND **coarse** AND **"phase detector"** AND **pll** AND **"filter"** AND **vco** AND **coarse**

Found:: :**36 total | 0 journal results | 14 preferred web results | 22 other web results**

Sort by:: :**relevance** | **date**

Save checked results — Email checked results — Export checked results

☐ **1.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...buffer circuit. The **PLL** contains a four-stage...controlled ring oscillator (**VCo**), a 4X frequency **divider**, phase-fre uency detector...charge pump and loop **filter**. These elements form...**fine**' analog and a '**coarse**' digital control voltage...loop elements, the **PLL** 110 contains a reference...**coarse** control loop. The **fine** control loop is a conventional...The details of the **fine** control loop are well...present invention. The **coarse** control loop is a digital...frequency of the 35 **VCO**. A **phase detector** and charge pump that...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **2.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...Figure 4 shows a full data rate **PLL** 110. This **PLL** is the clock...controlled ring oscillator (**VCO**), a 4X frequency **divider**, phase-frequency detector, charge pump and loop **filter**. These elements form the!'**fine**" control loop. The **VCO** has both a '**fine**' analog and a '**coarse**' digital control voltage in...minimize the required gain of the **fine** loop. The **VCO** is capable of...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **3.** Low - Phase - Noise Low - Timing - Jitter Design Techniques for [PDF-396K]
Jan 1998
...increasing demand for fully-monolithic, on-chip **VCO** and synthesizer designs. Delay cell based...practical considerations for ring-oscillator **VCO** design are described. The results show...devices which make up the components of the **PLL** system, particularly the voltage-controlled-oscillator (**VCO**). In addition, systematic variations in...
[http://mochi.eecs.berkeley.edu/~weigandt/phd.pdf]
similar results

☐ **4.** Beginning Section [PDF-556K]
Dec 2002
...digital synthesizers (DDS), phase-locked loop (**PLL**) frequency synthesizers and frequency synthesizer evalutaion boards implementing DDS, **PLL** and hybrid systems. FEC devices include...8-1 to 8-43 Hybrid **PLL**/DDS Frequency Synthesizers - Application...
[http://www.eecs.wsu.edu/~ee434/PROJECT/Papers%20on%20D...]
similar results

Did you
"fine co
detecto
coarse

Refine
using
found
analog
chromi
clock g
clock pl
control
data ra
frequer
luminar
output
output
phase r
ring osc
semicor
subadd
transmi
Or refi
All of

Refir

☐ **5.** PLL WITH PHASE ROTATOR
STEVENS, Joseph, Marsh / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...brought out of the **PLL**, and is used to drive...controlled ring oscillator (**VCo**), a 4X frequency **divider**, phase-frequency detector...charge pump and loop **filter**. These elements form...**fine**' analog and a '**coarse**' digital control voltage...loop elements, the **PLL** 110 contains a reference...**coarse** control loop. The **fine** control loop is a conventional...The details of the **fine** control loop are well...present invention. The **coarse** control loop is a digital...frequency of the 15 **VCO**. A **phase detector** and charge pump that...
Full text available at patent office. For more in-depth searching go to LexisNexis®
similar results

☐ **6.** Beginning Section [PDF-556K]
Aug 1997
...digital synthesizers (DDS), phase-locked loop (**PLL**) frequency synthesizers and frequency synthesizer evalutaion boards implementing DDS, **PLL** and hybrid systems. FEC devices include...8-1 to 8-43 Hybrid **PLL**/DDS Frequency Synthesizers - Application...
[http://sss-mag.com/pdf/synthbk.pdf]
similar results

☐ **7.** D:\cobra\correlator\hardware\boards\digmodule\doc\spec\latex\digmodule_spec_rev_c1.DVI [PDF-130K]
Jun 2002
...generation and **coarse** clock delay...locked-loop (**PLL**...downconverted and **filtered** into eight...4 or 8 by **serial**-to-parallel...**Fine** Delay **PLL PLL Coarse** Delay **Coarse**...reference path, **fine** delay control...conjunction with the **phase detector** logic on the...generation and **coarse** clock delay...Synergy SY89421V **PLL** [23]. This...determined by the **VCO** frequency...to provide **coarse** control of...to produce **fine** phase shifts...
[http://www.ovro.caltech.edu/~dwh/correlator/pdf/digmod...]
similar results

☐ **8.** One Chip Front-end 1 (OCF1) [PDF-172K]
Nov 2000
...Cross-colour reduction by chrominance comb **filtering** for NTSC or special cross-colour cancellation...Control Output. This pin is used to fit **serially** the increments of the HPLL and FSC-**PLL** and information of the PAL or SECAM...output signals are converted to a **serial** UV data stream and applied to two low-pass **filter** stages, then to a gain controlled...from SECAM is fed through a Cloche **filter** (0 Hz centre frequency), a phase demodulator...cross-over switch, to provide both the **serial** transmitted colour difference signals...
more hits from [http://mjpeg.sourceforge.net/driver-zoran/datasheets/s...]
similar results

☐ **9.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...circuitry within these links. Conventional **serial** links have timing adjustment circuits containing a Phase-Locked Loop (**PLL**) at each receiver to recover the data...conjunction with a local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the use of calibration...12 Figure 2.8: Phase Detection of **Serial** Links...Figure 2.10: Block Diagram of a Dual-Loop **PLL**...
more hits from [http://mos.stanford.edu/papers/kkc_thesis.pdf]
similar results

☐ **10.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...circuitry within these links. Conventional **serial** links have timing adjustment circuits containing a Phase-Locked Loop (**PLL**) at each receiver to recover the data...conjunction with a local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the use of calibration...12 Figure 2.8: Phase Detection of **Serial** Links...Figure 2.10: Block Diagram of a Dual-Loop **PLL**...
more hits from [http://velox.stanford.edu/papers/kkc_thesis.pdf]
similar results

☐ **11.** PLL AND GAIN CONTROL FOR CLOCK RECOVERY
GRUNG, Bernard, L. / ROBINSON, Moises, E. / CHEN, Yiqin / ROCKETCHIPS, INC.,

PATENT COOPERATION TREATY APPLICATION, Jun 2000
...schematic diagram of the **coarse** loop is shown in Figure...down output of the **VCO** circuit 212. The output...divided by four using **divider** circuit 222. An enable...circuit 212. Thus, the **coarse** loop is used to adjust...REF CLK) 224. The **coarse PLL** can be described by...associated with the **coarse PLL**. The variables...those defined for the **fine PLL**. I is the maximum...at the input of the **phase detector** 204. Thus, the following...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **12.** Philips Semiconductors Product specification [PDF-140K]
Sep 2000
...amplitude (PAL/NTSC standards only) · Loop **filter** chrominance gain control (PAL/NTSC standards only) · Loop **filter** chrominance **PLL** (only active for PAL/NTSC standards...· Increment generation for DTO1 with **divider** to generate stable subcarrier for non-standard signals. The chrominance comb **filter** block eliminates crosstalk between the...
[http://www.eecg.toronto.edu/~tm3/SAA7111A_4.pdf]
similar results

☐ **13.** thesis.dvi [PDF-398K]
Nov 2002
...bandwidth. A digital compensation **filter** is then used to undo the attenuation of the **PLL** transfer function seen by the data. This **filter** adds little complexity to...Included on the IC are an on-chip **filter** that requires no tuning or...an asynchronous, 64 modulus **divider** (prescaler) that supports...voltage controlled oscillator (**VCO**), and changes the range of...of modeling the modulated **PLL**. Charlie Sodini introduced...
[http://www-mtl.mit.edu/~perrott/pages/thesis.pdf]
similar results

☐ **14.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...A mixed signal **PLL** case study by Ramin...capacitor loop **filter**, and a feed forward...Behavioral Modeling 4.1 **Phase Detector**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...39 FIGURE 4.1 **Phase detector** simulation...a Schematic of **phase detector**...
Full text thesis available via NDLTD
similar results

☐ **15.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...A mixed signal **PLL** case study by Ramin...capacitor loop **filter**, and a feed forward...Behavioral Modeling 4.1 **Phase Detector**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...39 FIGURE 4.1 **Phase detector** simulation...a Schematic of **phase detector**...
Full text thesis available via NDLTD
similar results

☐ **16.** 9-bit video input processor [PDF-183K]
Oct 2002
...video input processor SAF7113H · Loop **filter** chrominance gain control (PAL/NTSC standards only) · Loop **filter** chrominance **PLL** (only active for PAL/NTSC standards...· Increment generation for DTO1 with **divider** to generate stable subcarrier for non-standard signals. The chrominance comb **filter** block eliminates crosstalk between the...
[http://galaxy.uci.agh.edu.pl/~jamro/xsv/org/ADC_Video....]
similar results

☐ **17.** Microsoft Word - Titlepg.doc [PDF-268K]
May 1999
...70 6.3 **VCO**...71 6.4 Loop **Filter**...Modifying the RF2905 **PLL** for Fractional-N Frequency...FIGURE 4.3 Open loop **VCO** frequency versus LVL...FIGURE 4.5 Time domain **phase detector** output with frequency...70 FIGURE 6.3 **VCO** phase noise effect...sources within the loop **filter**...FIGURE 6.6 Prescaler and **phase detector** noise sources...
[http://scholar.lib.vt.edu/theses/available/etd-052599-...]
similar results

18. PRECISION TIMING GENERATOR SYSTEM AND METHOD

☐ **RICHARDS, James, L. / JETT, Preston / FULLERTON, Larry, W. / LARSON, Lawrence, E. / ROWE, David, A. / TIME DOMAIN CORPORATION**, *PATENT COOPERATION TREATY APPLICATION*, Mar 2000
...embodiment, a phase locked loop (**PLL**) is used to accomplish this...The invention utilizes a **coarse** timing generator and a **fine**...parameters can be loaded using a **serially** loadable command register...implements the **coarse** and **fine** delay sections in a SiGe...more detailed diagram if the **fine** delay block of FIG. 4 FIG...invention FIG. 9 illustrates a **coarse** timing generator in accordance...present invention FIG. 13 is a **fine** timing generator in accordance...illustrates an exemplary ploy-phase **filter** that can be used for the...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **19.** Untitled Document [PDF-2MB]
Aug 2001
...QUADRATURE DECODER PULSE WIDTH MODULATOR (PWM) **SERIAL** COMMUNICATIONS INTERFACE MODULE (SCI) **SERIAL** PERIPHERAL INTERFACE (SPI) QUAD TIMER...1-24 1.6.11 **PLL**...1-31 1.12.3 **Serial** Peripheral Interface (SPI...
[http://www.gmc.ulaval.ca/cours/22068/DSP56F801_7UM.pdf]
similar results

☐ **20.** 0 Cover [PDF-687K]
Jun 2002
EM 1110-2-1009 1 June 2002 US Army Corps of Engineers ENGINEERING AND DESIGN Structural Deformation Surveying ENGINEER MANUAL i DEPARTMENT OF THE ARMY EM 1110-2-1009 US Army Corps of Engineers CECW-EE Washington, DC 20314-1000 Manual No.
more hits from [http://www.usace.army.mil/usace-docs/eng-manuals/em111...]
similar results

fast

Results Pages: [<< Prev] 1 2 [Next >>] back to top

Basic Search Advanced Search Search Preferences

fine AND coarse AND "phase detector" AND pll AND "fi Search

☑ Journal sources ☑ Preferred Web sources ☑ Other Web sources ☐ Exact phrase

Searched for:: :All of the words:**fine** AND **coarse** AND **"phase detector"** AND **pll** AND **"filter"** AND **vco** AND **coarse** .

Found:: :**32 total | 0 journal results | 11 preferred web results | 21 other web results**

Sort by:: :**relevance** | **date**

Save checked results — Email checked results — Export checked results

☐ **1.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION,
PATENT COOPERATION TREATY APPLICATION, Jul 2002
...buffer circuit. The **PLL** contains a four-stage...controlled ring oscillator (**VCo**), a 4X frequency **divider**, phase-fre uency detector...charge pump and loop **filter**. These elements form...**fine**' analog and a '**coarse**' digital control voltage...loop elements, the **PLL** 110 contains a reference...**coarse** control loop. The **fine** control loop is a conventional...The details of the **fine** control loop are well...present invention. The **coarse** control loop is a digital...frequency of the 35 **VCO**. A **phase detector** and charge pump that...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **2.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION,
PATENT COOPERATION TREATY APPLICATION, Jul 2002
SERIAL LINK ARCHITECTURE FIELD...been transmitted through a **parallel** data bus, such as ISA, PCI...circuit having a digital **coarse** loop for providing a **PLL** frequency control signal...**coarse** loop to 10 an analog **fine** loop providing a receiver...circuit having a digital **coarse** loop and an analog **fine** loop, the **coarse** loop including a reference...analog counter and a low pass **filter** b) a two-stage voltage regulated...formed by a 4x frequency **divider**, a 30 phase- frequency detector...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **3.** Low - Phase - Noise Low - Timing - Jitter Design Techniques for [PDF-396K]
Jan 1998
...increasing demand for fully-monolithic, on-chip **VCO** and synthesizer designs. Delay cell based...practical considerations for ring-oscillator **VCO** design are described. The results show...devices which make up the components of the **PLL** system, particularly the voltage-controlled-oscillator (**VCO**). In addition, systematic variations in...
[http://mochi.eecs.berkeley.edu/~weigandt/phd.pdf]
similar results

☐ **4.** Beginning Section [PDF-556K]
Dec 2002
...digital synthesizers (DDS), phase-locked loop (**PLL**) frequency synthesizers and frequency synthesizer evalutaion boards implementing DDS, **PLL** and hybrid systems. FEC devices include...8-1 to 8-43 Hybrid **PLL**/DDS Frequency Synthesizers - Application...
[http://www.eecs.wsu.edu/~ee434/PROJECT/Papers%20on%20D...]

Did you
"fine co
detecto
coarse
parallel

Refine
using
found
analog
chromi
clock g
clock pl
control
data ra
frequer
luminar
output
phase r
ring osc
semicor
subadd
transmi

Or refi
All of

Refir

similar results

☐ **5.** PLL WITH PHASE ROTATOR
STEVENS, Joseph, Marsh / INTERNATIONAL BUSINESS MACHINES CORPORATION,
PATENT COOPERATION TREATY APPLICATION, Jul 2002
...brought out of the **PLL**, and is used to drive...controlled ring oscillator (**VCo**), a 4X frequency **divider**, phase-frequency detector...charge pump and loop **filter**. These elements form...**fine**' analog and a '**coarse**' digital control voltage...loop elements, the **PLL** 110 contains a reference...**coarse** control loop. The **fine** control loop is a conventional...The details of the **fine** control loop are well...present invention. The **coarse** control loop is a digital...frequency of the 15 **VCO**. A **phase detector** and charge pump that...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **6.** D:\cobra\correlator\hardware\boards\digmodule\doc\spec\latex\digmodule_spec_rev_c1.DVI [PDF-130K]
Jun 2002
...generation and **coarse** clock delay...locked-loop (**PLL**...Digitizer clock **fine** delay control...downconverted and **filtered** into eight 500MHz...by 4 or 8 by **serial**-to-**parallel** converters...also routed to **phase detector** logic located...ADC **Fine** Delay **Fine** Delay **PLL PLL Coarse** Delay **Coarse**...conjunction with the **phase detector** logic on the...determined by the **VCO** frequency range...
[http://www.ovro.caltech.edu/~dwh/correlator/pdf/digmod...]
similar results

☐ **7.** Beginning Section [PDF-556K]
Aug 1997
...digital synthesizers (DDS), phase-locked loop (**PLL**) frequency synthesizers and frequency synthesizer evalutaion boards implementing DDS, **PLL** and hybrid systems. FEC devices include...8-1 to 8-43 Hybrid **PLL**/DDS Frequency Synthesizers - Application...
[http://sss-mag.com/pdf/synthbk.pdf]
similar results

☐ **8.** One Chip Front-end 1 (OCF1) [PDF-172K]
Nov 2000
...Cross-colour reduction by chrominance comb **filtering** for NTSC or special cross-colour cancellation...Control Output. This pin is used to fit **serially** the increments of the HPLL and FSC-**PLL** and information of the PAL or SECAM...output signals are converted to a **serial** UV data stream and applied to two low-pass **filter** stages, then to a gain controlled...from SECAM is fed through a Cloche **filter** (0 Hz centre frequency), a phase demodulator...cross-over switch, to provide both the **serial** transmitted colour difference signals...
more hits from [http://mjpeg.sourceforge.net/driver-zoran/datasheets/s...]
similar results

☐ **9.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...circuitry within these links. Conventional **serial** links have timing adjustment circuits containing a Phase-Locked Loop (**PLL**) at each receiver to recover the data...conjunction with a local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the use of calibration...12 Figure 2.8: Phase Detection of **Serial** Links...Figure 2.10: Block Diagram of a Dual-Loop **PLL**...
more hits from [http://mos.stanford.edu/papers/kkc_thesis.pdf]
similar results

☐ **10.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...circuitry within these links. Conventional **serial** links have timing adjustment circuits containing a Phase-Locked Loop (**PLL**) at each receiver to recover the data...conjunction with a local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the use of calibration...12 Figure 2.8: Phase Detection of **Serial** Links...Figure 2.10: Block Diagram of a Dual-Loop **PLL**...
more hits from [http://velox.stanford.edu/papers/kkc_thesis.pdf]
similar results

11. PLL AND GAIN CONTROL FOR CLOCK RECOVERY

☐ **GRUNG, Bernard, L. / ROBINSON, Moises, E. / CHEN, Yiqin / ROCKETCHIPS, INC.**, *PATENT COOPERATION TREATY APPLICATION*, Jun 2000
...phases. The **coarse** I'LL uses...illustrated, **VCO** 212 is shared...description of the **fine** loop circuitry...followed by the **coarse** loop. A schematic...diagram of the **fine** I'LL circuitry...Figure 3. The **phase detector** (PD) 204 oversamples...and provides **parallel** data outputs...convert the **serial** input data...phase of the **PLL** circuit, and...diagram of the **coarse** loop is shown...output of the **VCO** circuit 212...four using **divider** circuit 222...The **coarse PLL** can be described...associated with the **coarse PLL**. The variables...defined for the **fine PLL**. I is...input of the **phase detector** 204. Thus...
Full text available at patent office. For more in-depth searching go to LexisNexis®
similar results

☐ **12.** Philips Semiconductors Product specification [PDF-140K]
Sep 2000
...amplitude (PAL/NTSC standards only) · Loop **filter** chrominance gain control (PAL/NTSC standards only) · Loop **filter** chrominance **PLL** (only active for PAL/NTSC standards...· Increment generation for DTO1 with **divider** to generate stable subcarrier for non-standard signals. The chrominance comb **filter** block eliminates crosstalk between the...
[http://www.eecg.toronto.edu/~tm3/SAA7111A_4.pdf]
similar results

☐ **13.** thesis.dvi [PDF-398K]
Nov 2002
...bandwidth. A digital compensation **filter** is then used to undo the attenuation of the **PLL** transfer function seen by the data. This **filter** adds little complexity to...Included on the IC are an on-chip **filter** that requires no tuning or...an asynchronous, 64 modulus **divider** (prescaler) that supports...voltage controlled oscillator (**VCO**), and changes the range of...of modeling the modulated **PLL**. Charlie Sodini introduced...
[http://www-mtl.mit.edu/~perrott/pages/thesis.pdf]
similar results

☐ **14.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...A mixed signal **PLL** case study by Ramin...capacitor loop **filter**, and a feed forward...Behavioral Modeling 4.1 **Phase Detector**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...39 FIGURE 4.1 **Phase detector** simulation...a Schematic of **phase detector**...
Full text thesis available via NDLTD
similar results

☐ **15.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...A mixed signal **PLL** case study by Ramin...capacitor loop **filter**, and a feed forward...Behavioral Modeling 4.1 **Phase Detector**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...39 FIGURE 4.1 **Phase detector** simulation...a Schematic of **phase detector**...
Full text thesis available via NDLTD
similar results

☐ **16.** 9-bit video input processor [PDF-183K]
Oct 2002
...video input processor SAF7113H · Loop **filter** chrominance gain control (PAL/NTSC standards only) · Loop **filter** chrominance **PLL** (only active for PAL/NTSC standards...· Increment generation for DTO1 with **divider** to generate stable subcarrier for non-standard signals. The chrominance comb **filter** block eliminates crosstalk between the...
[http://galaxy.uci.agh.edu.pl/~jamro/xsv/org/ADC_Video....]
similar results

☐ **17.** PRECISION TIMING GENERATOR SYSTEM AND METHOD
RICHARDS, James, L. / JETT, Preston / FULLERTON, Larry, W. / LARSON, Lawrence, E. / ROWE, David, A. / TIME DOMAIN CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Mar 2000
...embodiment, a phase locked loop (**PLL**) is used to accomplish this...The invention utilizes a **coarse** timing generator and a **fine**...parameters can be loaded using a **serially** loadable

command register...implements the **coarse** and **fine** delay sections in a SiGe...more detailed diagram if the **fine** delay block of FIG. 4 FIG...invention FIG. 9 illustrates a **coarse** timing generator in accordance...present invention FIG. 13 is a **fine** timing generator in accordance...illustrates an exemplary ploy-phase **filter** that can be used for the...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **18.** Microsoft Word - Titlepg.doc [PDF-268K]
May 1999
...phase noise of the **VCO**, and the implementation...phase-locked loop (**PLL**) components and...70 6.3 **VCO**...71 6.4 Loop **Filter**...Modifying the RF2905 **PLL** for Fractional...4.5 Time domain **phase detector** output with frequency...70 FIGURE 6.3 **VCO** phase noise effect...within the loop **filter**...6 Prescaler and **phase detector** noise sources...
[http://scholar.lib.vt.edu/theses/available/etd-052599-...]
similar results

☐ **19.** Untitled Document [PDF-2MB]
Aug 2001
...QUADRATURE DECODER PULSE WIDTH MODULATOR (PWM) **SERIAL** COMMUNICATIONS INTERFACE MODULE (SCI) **SERIAL** PERIPHERAL INTERFACE (SPI) QUAD TIMER...1-24 1.6.11 **PLL**...1-31 1.12.3 **Serial** Peripheral Interface (SPI...
[http://www.gmc.ulaval.ca/cours/22068/DSP56F801_7UM.pdf]
similar results

☐ **20.** HIGH FREQUENCY NETWORK TRANSMITTER
ENAM, Syed; Khursheed / CONNECTCOM MICROSYSTEMS, INC., *PATENT COOPERATION TREATY APPLICATION*, Dec 2001
...alignment circuit in a **serial** transmitter (or serializer) aligns a **parallel** input data stream to...select circuit in the **phase detector** generates the sequence...voltage signals. The **VCO** generates a differential...improves noise immunity and **fine** tuning ranges of the...controlled oscillator. The **VCO** determines an operating...For example, a digital **coarse** tuning circuit starts...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

fast

Results Pages: [<< Prev] 1 2 [Next >>] back to top

Web Results **1 - 10** of about **234** for **fine coarse "charge pump" "phase detector" pll filter co coarse divider seria**

Scholarly articles for **fine coarse "charge pump" "phase detector" pll filter vco coarse divider serial**

A 10-Gb/s CMOS clock and data recovery circuit with a ... - by Savoj - 49 citations
A fully integrated CMOS DCS-1800 frequency synthesizer - by Craninckx - 86 citations
SiGe clock and data recovery IC with linear-type PLL for ... - by Greshishchev - 28 citations

[PDF] A Low Jitter, Low Power, CMOS 1.25-3.125Gbps Transceiver
File Format: PDF/Adobe Acrobat - View as HTML
... two loops in the receiver; the **coarse** loop. and the **fine** loop. The **coarse** loop **PLL** locks to ... **Filter** (LF), a 10-stage **VCO** and a **divider** as shown in ...
www.imec.be/esscirc/esscirc2001/Proceedings/data/79.pdf - Similar pages - Remove result

[PDF] Triple 8/10-Bit 150/110 MSPS Video & Graphics Digitizer w/Analog **PLL**
File Format: PDF/Adobe Acrobat - View as HTML
The **coarse** offset registers apply before the ADC. A 10-bit **fine** ... **PLL** Loop **Filter**. Table 1. Recommended **VCO** Range and **Charge Pump** Current Settings for ...
focus.ti.com/lit/ds/symlink/tvp7000.pdf - Similar pages - Remove result

[PDF] Single-Chip 433 MHz RF Transmitter (Rev. D)
File Format: PDF/Adobe Acrobat - View as HTML
... charge pumps for locking to the desired frequency: one for **coarse** tuning of the
... Enable **PLL** (DDS system, **VCO**, RF **divider**, phase comparator and charge ...
focus.ti.com/general/docs/lit/ getliterature.tsp?genericPartNumber=trf4400 - Similar pages - Remove result
[More results from focus.ti.com]

EDN Access--03.14.97 **PLL** SYNTHESIZERS make channel-hopping swift ...
A **PLL** comprises a few functional blocks (Figure A). The **phase detector** compares an input signal ... one for **coarse** (offset) setting and one for **fine** tuning. ...
www.edn.com/archives/1997/031497/06DF_01.htm - 45k - Cached - Similar pages - Remove result

[PDF] User Programmable
File Format: PDF/Adobe Acrobat - View as HTML
... feedback • Small footprint 24-pin SOIC • **Coarse** and **fine** ... 1 IPUMP OUT **Charge Pump** output (External loop **filter** ... Oscillator Output 8 **FINE** IN **Fine** Phase Adjust ...
icst.com/datasheets/ics1522.pdf - Supplemental Result - Similar pages - Remove result

[PDF] Using the PE3291/92 in CDMA Applications
File Format: PDF/Adobe Acrobat - View as HTML
step 10.08 kHz and loop **filter** bandwidth 1 kHz, in a. **coarse** and **fine** frequency ... prescaler, Internal **phase detector**. • Product brief. 2 GHz Integer-N **PLL** ...
rfwireless.rell.com/pdfs/AN4_peregrine.pdf - Similar pages - Remove result

[PDF] AN4: Application Note
File Format: PDF/Adobe Acrobat
step 10.08 kHz and loop **filter** bandwidth 1 kHz, in a. **coarse** and **fine** frequency ... of **charge pump** current to. spurious frequency output from the **VCO**. The ...
www.peregrine-semi.com/pdf/app_notes/an04.pdf - Similar pages - Remove result

[PDF] A Quad-Band GSM-GPRS Transmitter With Digital Auto-Calibration
File Format: PDF/Adobe Acrobat
the **PLL** transfer function, with a digital transmit **filter**. Thus, ... The architecture

employs a single **VCO** with a digital **coarse**- ...
dx.doi.org/10.1109/JSSC.2004.836342 - Similar pages - Remove result

[PDF] MC13760 Product Preview Data Sheet
File Format: PDF/Adobe Acrobat
... or as an Additional Low Frequency LO • **Coarse** Tuning of ... with a Buffered Output, Compensation/**Fine** Tuning via ... 1/ +2/ +3/ +4 **Phase Detector/ Charge Pump** +N 400 ...
www.tetrascanner.com/MC13760PP.pdf - Supplemental Result - Similar pages - Remove result

[PDF] PROTOCOL TRANSPARENT 3.3V 10MHz to 729MHz FRACTIONAL-N SYNTHESIZER
File Format: PDF/Adobe Acrobat - View as HTML
... trimming, then it changes the current of this **charge pump** to 50 ... The **coarse** input trims the **VCO**, as described ... The **fine** adjustment forms part of the closed loop. ...
micrel.com/_PDF/HBW/sy87739l.pdf - Supplemental Result - Similar pages - Remove result

Try your search again on Google Book Search

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

fine coarse "charge pump" "phase d Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

Searched for:: :All of the words:**fine** AND **coarse** AND **"charge pump"** AND **"phase detector"** AND **pll** AND **"filter"** .

Found:: :**21 total | 0 journal results | 10 preferred web results | 11 other web results**

Sort by:: :**relevance** | **date**

☐ **1.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...locked loop (**PLL**), a dibit data...response (FIR) **filter** and a transmit...comprises a unified **serial** link system...having a digital **coarse** loop and an analog **fine** loop. The transmitter...frequency. The **coarse** loop includes...4X-frequency **divider**, a phase-frequency detector, a **charge pump** and a loop...full data rate **PLL** 110. This **PLL**...oscillator (**VCO**), a 4X frequency **divider**, phase-frequency detector, **charge pump** and loop **filter**. These elements...has both a '**fine**' analog and a '**coarse**' digital control...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **2.** SERIAL LINK ARCHITECTURE
SCHMATZ, Martin, Leo / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...buffer circuit. The **PLL** contains a four-stage...ring oscillator (**VCo**), a 4X frequency **divider**, phase-fre uency...**pump** and loop **filter**. These elements...analog and a '**coarse**' digital control...elements, the **PLL** 110 contains a...control loop. The **fine** control loop is...details of the **fine** control loop are...invention. The **coarse** control loop is...the 35 **VCO**. A **phase detector** and **charge pump** that only increases...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **3.** PLL WITH PHASE ROTATOR
STEVENS, Joseph, Marsh / INTERNATIONAL BUSINESS MACHINES CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Jul 2002
...brought out of the **PLL**, and is used to...ring oscillator (**VCo**), a 4X frequency **divider**, phase-frequency...**pump** and loop **filter**. These elements...analog and a '**coarse**' digital control...elements, the **PLL** 110 contains a...control loop. The **fine** control loop is...details of the **fine** control loop are...invention. The **coarse** control loop is...the 15 **VCO**. A **phase detector** and **charge pump** that only increases...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **4.** Low - Phase - Noise Low - Timing - Jitter Design Techniques for [PDF-396K]
Jan 1998
...increasing demand for fully-monolithic, on-chip **VCO** and synthesizer designs. Delay cell based...practical considerations for ring-oscillator **VCO** design are described. The results show...devices which make up the components of the **PLL** system, particularly the

voltage-controlled-oscillator (**VCO**). In addition, systematic variations in...
[http://mochi.eecs.berkeley.edu/~weigandt/phd.pdf]
similar results

☐ **5.** Design of CMOS Adaptive-Supply Serial Links [PDF-271K]
Dec 2002
...ADAPTIVE-SUPPLY **SERIAL** LINKS A DISSERTATION...by either **PLL** or DLL circuitry...global loop to **coarse**-tune the...loops to **fine**-tune over...72 4.2.2 **Filtering** Noise on the **VCO** Supply...76 4.2.4 **Phase Detector** and **Charge Pump**...118 B.2.1 **Charge-Pump PLL**/DLL...generators: (a) **PLL** and (b) DLL...coupled **VCO**...of an RC **filter** and a linear...74 4.5 **Fine** frequency-tuning...detector and (b) **charge pump** for **PLL** and...79 4.10 **Phase detector** for per-pin...
more hits from [http://mos.stanford.edu/papers/jk_thesis.pdf]
similar results

☐ **6.** Design of CMOS Adaptive-Supply Serial Links [PDF-271K]
Dec 2002
...ADAPTIVE-SUPPLY **SERIAL** LINKS A DISSERTATION...by either **PLL** or DLL circuitry...global loop to **coarse**-tune the...loops to **fine**-tune over...72 4.2.2 **Filtering** Noise on the **VCO** Supply...76 4.2.4 **Phase Detector** and **Charge Pump**...118 B.2.1 **Charge-Pump PLL**/DLL...generators: (a) **PLL** and (b) DLL...coupled **VCO**...of an RC **filter** and a linear...74 4.5 **Fine** frequency-tuning...detector and (b) **charge pump** for **PLL** and...79 4.10 **Phase detector** for per-pin...
more hits from [http://velox.stanford.edu/papers/jk_thesis.pdf]
similar results

☐ **7.** PLL AND GAIN CONTROL FOR CLOCK RECOVERY
GRUNG, Bernard, L. / ROBINSON, Moises, E. / CHEN, Yiqin / ROCKETCHIPS, INC., *PATENT COOPERATION TREATY APPLICATION*, Jun 2000
...diagram of the **coarse** loop is shown in...down output of the **VCO** circuit 212. The...divided by four using **divider** circuit 222. An...212. Thus, the **coarse** loop is used to...REF CLK) 224. The **coarse PLL** can be described...associated with the **coarse PLL**. The variables...defined for the **fine PLL**. I is the maximum current of the **charge pump** 220 and N is equal...the input of the **phase detector** 204. Thus, the...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **8.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...Resistorless **Charge Pump PLL**...39 3.5 **PLL** Performance Measure...**Charge Pump** and low pass **filter**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...Behavioral Model of **PLL**...39 FIGURE 4.1 **Phase detector** simulation...44 FIGURE 4.2 **Charge Pump**...
Full text thesis available via NDLTD
similar results

☐ **9.** Mixed signal design flow, a mixed signal PLL case study
Shariat Yazdi, Ramin, Jan 2001
...Resistorless **Charge Pump PLL**...39 3.5 **PLL** Performance Measure...**Charge Pump** and low pass **filter**...controlled oscillator (**VCO**...70 5.5 Frequency **Divider**...Behavioral Model of **PLL**...39 FIGURE 4.1 **Phase detector** simulation...44 FIGURE 4.2 **Charge Pump**...
Full text thesis available via NDLTD
similar results

☐ **10.** thesis.dvi [PDF-398K]
Nov 2002
...attenuation of the **PLL** transfer function seen by the data. This **filter** adds little complexity...the IC are an on-chip **filter** that requires no tuning...asynchronous, 64 modulus **divider** (prescaler) that supports...controlled oscillator (**VCO**), and changes the range...modeling the modulated **PLL**. Charlie Sodini introduced...Achievable data rates vs. **PLL** order and - sample...asynchronous, 8-modulus **divider** topology...38 1.20 PFD, **charge pump**, and loop **filter**...

[http://www-mtl.mit.edu/~perrott/pages/thesis.pdf]

similar results

☐ **11.** Microsoft Word - Titlepg.doc [PDF-268K]
May 1999
...phase noise of the **VCO**, and the implementation...phase-locked loop (**PLL**) components and...70 6.3 **VCO**...71 6.4 Loop **Filter**...Modifying the RF2905 **PLL** for Fractional...4.5 Time domain **phase detector** output with frequency...70 FIGURE 6.3 **VCO** phase noise effect...within the loop **filter**...6 Prescaler and **phase detector** noise sources...
[http://scholar.lib.vt.edu/theses/available/etd-052599-...]
similar results

☐ **12.** Untitled Document [PDF-2MB]
Aug 2001
...QUADRATURE DECODER PULSE WIDTH MODULATOR (PWM) **SERIAL** COMMUNICATIONS INTERFACE MODULE (SCI) **SERIAL** PERIPHERAL INTERFACE (SPI) QUAD TIMER...1-24 1.6.11 **PLL**...1-31 1.12.3 **Serial** Peripheral Interface (SPI...
[http://www.gmc.ulaval.ca/cours/22068/DSP56F801_7UM.pdf]
similar results

☐ **13.** HIGH FREQUENCY NETWORK TRANSMITTER
ENAM, Syed, Khursheed / CONNECTCOM MICROSYSTEMS, INC., *PATENT COOPERATION TREATY APPLICATION*, Dec 2001
...voltage controlled oscillator (**VCO**) in a clock multiply unit includes...control voltage signals. The **VCO** generates a differential output...improves noise immunity and **fine** tuning ranges of the voltage controlled oscillator. The **VCO** determines an operating frequency...reset. For example, a digital **coarse** tuning circuit starts the voltage...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **14.** MPhil thesis of Lo Chi Wa [PDF-190K]
Apr 2000
...45 Loop **filter**...52 **Charge pump**...53 Frequency-**phase detector**...High-speed multi-modulus **divider**...Low-speed dual-modulus **dividers**...speed divide-by-2 **divider**...Table 2 Summary of **filter** parameters...performances of **VCO**...fast-switching **PLL** frequency synthesizer...
[http://www.ee.ust.hk/~analog/thesis/900M_frequency_syn...]
similar results

☐ **15.** Portable and home hi - fi/radio [PDF-129K]
Nov 2002
...amplifier ICs 22 18. **PLL** frequency-synthesizer...mimics manual tuning (**coarse** tuning followed by **fine** tuning) and achieves...obtained by active RC **filters**. Because of the low-pass...conjunction with the TDA7040T **PLL** stereo decoder and the...earphone amplifier or MUX **filter** field-strength dependent...
[http://www.hint.no/utdanninger/iu/linker/datablad/PORT...]
similar results

☐ **16.** PRECISION TIMING GENERATOR SYSTEM AND METHOD
RICHARDS, James, L. / JETT, Preston / FULLERTON, Larry, W. / LARSON, Lawrence, E. / ROWE, David, A. / TIME DOMAIN CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Mar 2000
...embodiment, a phase locked loop (**PLL**) is used to accomplish this...The invention utilizes a **coarse** timing generator and a **fine**...parameters can be loaded using a **serially** loadable command register...implements the **coarse** and **fine** delay sections in a SiGe...more detailed diagram if the **fine** delay block of FIG. 4 FIG...invention FIG. 9 illustrates a **coarse** timing generator in accordance...present invention FIG. 13 is a **fine** timing generator in accordance...illustrates an exemplary ploy-phase **filter** that can be used for the...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **17.** LOW ENERGY CONSUMPTION RF TELEMETRY CONTROL FOR AN IMPLANTABLE MEDICAL DEVICE
DUDDING, Charles, H. / HAUBRICH, Gregory, J. / MEDTRONIC, INC., *PATENT*

COOPERATION TREATY APPLICATION, Jun 2002
...inputs to generate the **VCO** carrier frequency so that the **VCO** generated carrier signal...current source to the loop **filter** capacitor to compensate...discharge of the loop **filter** capacitor over time is...both the relatively **coarse** recharge function of...current source and the **fine** correction functions...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **18.** CLOCK DATA RECOVERY CIRCUITRY ASSOCIATED WITH PROGRAMMABLE LOGIC DEVICE CIRCUITRY
AUNG, Edward / LUI, Henry / BUTLER, Paul / TURNER, John / PATEL, Rakesh / LEE, Chong / ALTERA CORPORATION, *PATENT COOPERATION TREATY APPLICATION*, Sep 2001
...is embedded in a **serial** data stream so that...converts the applied **serial** data to parallel...phase locked loop ("**PLL**") circuit and it...the REFCLK signal. **Charge pump** circuit 120 (which...110 and produces a **VCO** current control...referred to as a "**coarse**" adjustment of **VCO**...control signal from **charge pump** 120 is responsible for a "**fine**" adjustment of the...
Full text available at patent office. For more in-depth searching go to LexisNexis
similar results

☐ **19.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the...Figure 3.10: The Dual-Loop **PLL** for the Delay-Replica...44 Figure 4.2: **VCO** Layout and its Differential...Balanced Self-Biased **Charge Pump** Circuit...Frequency Detector and the **Charge Pump** xiv Circuit...
[http://mos.stanford.edu/papers/kkc_thesis.pdf]
similar results

☐ **20.** /home/kunyung/T/pfd/pfd.ps [PDF-212K]
Oct 2001
...local clock generation **PLL**, which increases the tracking bandwidth of the **serial** link. In addition, the...Figure 3.10: The Dual-Loop **PLL** for the Delay-Replica...44 Figure 4.2: **VCO** Layout and its Differential...Balanced Self-Biased **Charge Pump** Circuit...Frequency Detector and the **Charge Pump** xiv Circuit...
[http://velox.stanford.edu/papers/kkc_thesis.pdf]
similar results

fast

Results Pages: [<< Prev] 1 2 [Next >>] back to top

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin search.

Results for "((fine phase detector<in>metadata) <and> (fine charge pump<in>metadata))"

Your search matched **0** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin search.

Results for "((phase detector<in>metadata) <and> (fine charge pump<in>metadata))"

Your search matched **0** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin search.

Results for "((phase detector<in>metadata) <and> (charge pump<in>metadata))"
Your search matched **71** of **1297674** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail printer

» Search Options

View Session History

New Search

Modify Search

((phase detector<in>metadata) <and> (charge pump<in>metadata))

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Other Resources
(Available For Purchase)

Top Book Results

Monolithic Phase-Locked Loops and Clock Recovery Circuits
by Razavi, B.;
Paperback, Edition: 1

View All 1 Result(s)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information View: **1-25** | 26-5(

1. **Improved charge pump phase detector for digital phase-locked loop**
Howard, P.A.; Jones, A.E.;
Analogue Signal Processing, IEE Colloquium on
13 Oct 1994 Page(s):2/1 - 2/8
AbstractPlus | Full Text: PDF(324 KB) IEE CNF

2. **Designing on-chip clock generators**
Chen, D.-L.;
Circuits and Devices Magazine, IEEE
Volume 8, Issue 4, July 1992 Page(s):32 - 36
Digital Object Identifier 10.1109/101.146301
AbstractPlus | Full Text: PDF(448 KB) IEEE JNL

3. **A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip**
Santos, D.M.; Dow, S.F.; Flasck, J.M.; Levi, M.E.;
Nuclear Science, IEEE Transactions on
Volume 43, Issue 3, Part 2, June 1996 Page(s):1717 - 1719
Digital Object Identifier 10.1109/23.507177
AbstractPlus | Full Text: PDF(264 KB) IEEE JNL

4. **A 1.6-GHz CMOS PLL with on-chip loop filter**
Parker, J.F.; Ray, D.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 3, March 1998 Page(s):337 - 343
Digital Object Identifier 10.1109/4.661199
AbstractPlus | References | Full Text: PDF(164 KB) IEEE JNL

5. **An integrated CDMA intermediate-frequency transceiver for wireless local loop**
Jae-Heon Lee; Hye-Ju Seo; Ho-Jun Song;
Consumer Electronics, IEEE Transactions on
Volume 45, Issue 2, May 1999 Page(s):269 - 274
Digital Object Identifier 10.1109/30.793408
AbstractPlus | References | Full Text: PDF(428 KB) IEEE JNL

6. **A 2.5-10-Gb/s CMOS transceiver with alternating edge-sampling phase detection f characteristic stabilization**
Bong-Joon Lee; Moon-Sang Hwang; Sang-Hyun Lee; Deog-Kyoon Jeong;
Solid-State Circuits, IEEE Journal of
Volume 38, Issue 11, Nov. 2003 Page(s):1821 - 1829
Digital Object Identifier 10.1109/JSSC.2003.818290
AbstractPlus | References | Full Text: PDF(1892 KB) IEEE JNL

7. **General envelope-transient formulation of phase-locked loops using three time sc**
Sancho, S.; Suarez, A.; Chuan, J.;
Microwave Theory and Techniques, IEEE Transactions on
Volume 52, Issue 4, April 2004 Page(s):1310 - 1320
Digital Object Identifier 10.1109/TMTT.2004.825667
AbstractPlus | References | Full Text: PDF(528 KB) **IEEE JNL**

8. **A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multist capability**
Centurelli, F.; Golfarelli, A.; Guinea, J.; Masini, L.; Morigi, D.; Pozzoni, M.; Scotti, G.; Trifi
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 13, Issue 2, Feb 2005 Page(s):191 - 200
Digital Object Identifier 10.1109/TVLSI.2004.840784
AbstractPlus | Full Text: PDF(1760 KB) **IEEE JNL**

9. **Fast locking scheme for PLL frequency synthesiser**
Liu, L.C.; Li, B.H.;
Electronics Letters
Volume 40, Issue 15, 22 July 2004 Page(s):918 - 920
Digital Object Identifier 10.1049/el:20045367
AbstractPlus | Full Text: PDF(223 KB) **IEE JNL**

10. **Digital fast acquisition method for phase-lock loops**
Den Dulk, R.C.;
Electronics Letters
Volume 24, Issue 17, 18 Aug. 1988 Page(s):1079 - 1080
AbstractPlus | Full Text: PDF(176 KB) **IEE JNL**

11. **A 360/spl deg/ extended range phase detector for type-I PLLs**
Charles, C.T.; Allstot, D.J.;
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
23-26 May 2005 Page(s):5457 - 5460 Vol. 6
Digital Object Identifier 10.1109/ISCAS.2005.1465871
AbstractPlus | Full Text: PDF(448 KB) **IEEE CNF**

12. **A 12.5Gbps half-rate CMOS CDR circuit for 10Gbps network applications**
Takasoh, J.; Yoshimura, T.; Kondoh, H.; Higashisaka, N.;
VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on
17-19 June 2004 Page(s):268 - 271
AbstractPlus | Full Text: PDF(365 KB) **IEEE CNF**

13. **Analysis of phase noise due to bang-bang phase detector in PLL-based clock and recovery circuits**
Vichienchom, K.; Wentai Liu;
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposit
Volume 1, 25-28 May 2003 Page(s):I-617 - I-620 vol.1
AbstractPlus | Full Text: PDF(369 KB) **IEEE CNF**

14. **Loop filter design considerations for clock and data recovery circuits [PLL]**
Ou, J.; Caggiano, M.F.;
Mixed-Signal Design, 2003. Southwest Symposium on
23-25 Feb. 2003 Page(s):81 - 86
Digital Object Identifier 10.1109/SSMSD.2003.1190401
AbstractPlus | Full Text: PDF(349 KB) **IEEE CNF**

15. **An improved bang-bang phase detector for clock and data recovery applications**
Ramezani, M.; Salama, C.A.T.;
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on
Volume 1, 6-9 May 2001 Page(s):715 - 718 vol. 1
Digital Object Identifier 10.1109/ISCAS.2001.921956

AbstractPlus | Full Text: PDF(440 KB) IEEE CNF

16. **An integrated CDMA intermediate-frequency transceiver for 10-MHz wireless local**
Jong-Moon Kim; Ho-Jun Song; Jae-Heon Lee; Sang-Woo Hwang;
VLSI and CAD, 1999. ICVC '99. 6th International Conference on
26-27 Oct. 1999 Page(s):368 - 371
Digital Object Identifier 10.1109/ICVC.1999.820932
AbstractPlus | Full Text: PDF(260 KB) IEEE CNF

17. **A radiation-hard 80 MHz phase locked loop for clock and data recovery**
Toifl, T.; Moreira, P.;
Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Syn
on
Volume 2, 30 May-2 June 1999 Page(s):524 - 527 vol.2
Digital Object Identifier 10.1109/ISCAS.1999.780797
AbstractPlus | Full Text: PDF(260 KB) IEEE CNF

18. **A monolithic 1.25 Gbits/sec CMOS clock/data recovery circuit for fibre channel transceiver**
Wu, L.; Chen, H.; Nagavarapu, S.; Geiger, R.; Lee, E.; Black, W.;
Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Syn
on
Volume 2, 30 May-2 June 1999 Page(s):565 - 568 vol.2
Digital Object Identifier 10.1109/ISCAS.1999.780816
AbstractPlus | Full Text: PDF(316 KB) IEEE CNF

19. **A 3.3 V 600 MHz-1.30 GHz CMOS phase-locked loop for clock synchronization of o chip-to-chip interconnects**
Sheen, R.R.-B.; Chen, O.T.-C.;
Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Syn
on
Volume 4, 31 May-3 June 1998 Page(s):429 - 432 vol.4
Digital Object Identifier 10.1109/ISCAS.1998.698905
AbstractPlus | Full Text: PDF(336 KB) IEEE CNF

20. **A CMOS delayed locked loop (DLL) for reducing clock skew to under 500 ps**
Yong-Bin Kim; Chen, T.;
Design Automation Conference 1997. Proceedings of the ASP-DAC '97. Asia and South
28-31 Jan. 1997 Page(s):681 - 682
Digital Object Identifier 10.1109/ASPDAC.1997.600362
AbstractPlus | Full Text: PDF(292 KB) IEEE CNF

21. **A low-noise 1.6-GHz CMOS PLL with on-chip loop filter**
Parker, J.; Ray, D.;
Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997
5-8 May 1997 Page(s):407 - 410
Digital Object Identifier 10.1109/CICC.1997.606655
AbstractPlus | Full Text: PDF(588 KB) IEEE CNF

22. **A 1.3 V 1.04 GHz-1.30 GHz CMOS phase-locked loop**
Sheen, R.R.-B.; Chen, O.T.-C.; Chang, R.C.-H.;
Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on
Volume 1, 3-6 Aug. 1997 Page(s):569 - 572 vol.1
Digital Object Identifier 10.1109/MWSCAS.1997.666201
AbstractPlus | Full Text: PDF(320 KB) IEEE CNF

23. **IEE Colloquium `Analogue Signal Processing' (Digest No.1994/185)**
Analogue Signal Processing, IEE Colloquium on
13 Oct 1994
AbstractPlus | Full Text: PDF(16 KB) IEE CNF

24. **A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique**

Seong-Jun Song; Sung Min Park; Hoi-Jun Yoo;
Solid-State Circuits, IEEE Journal of
Volume 38, Issue 7, July 2003 Page(s):1213 - 1219
Digital Object Identifier 10.1109/JSSC.2003.813292

AbstractPlus | References | Full Text: PDF(573 KB) IEEE JNL

25. A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-/spl mu/ CMOS

van de Beek, R.C.H.; Vaucher, C.S.; Leenaerts, D.M.W.; Klumperink, E.A.M.; Nauta, B.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 11, Nov. 2004 Page(s):1862 - 1872
Digital Object Identifier 10.1109/JSSC.2004.835833

AbstractPlus | References | Full Text: PDF(1168 KB) IEEE JNL

View: **1-25** | 26-5(

Results for "((phase detector<in>metadata) <and> (charge pump<in>metadata))<and> (..." e-mail printer
Your search matched 0 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((phase detector<in>metadata) <and> (charge pump<in>metadata))<and> (seria

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revisin search.

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	2	"6611218".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:20
L2	0	"10/051222"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L3	8	("20010033407"|"5805089"|"5614855"|"5721545").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L4	4	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel") and ((parallel adj to adj serial) or "parallel-to-serial") and tranceiver	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L5	3	"6147672".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L6	4	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and tranceiver	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L7	1871	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L8	71	((high adj speed) or "high-speed") with ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L9	12	(((high adj speed) or "high-speed") with ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with receiver) and (((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") with transmitter)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L10	6	((high adj speed) or "high-speed") with ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and odd and even	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L11	16	((high adj speed) or "high-speed") same ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") same ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and odd and even	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L12	412	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and odd and even	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L13	322	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and odd with even	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L14	322	((high adj speed) or "high-speed") and ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and (odd with even)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L15	322	((high adj speed) or "high-speed") and (even with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial") and (odd with even)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L16	1871	((high adj speed) or "high-speed") and (even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L17	285	((high adj speed) or "high-speed") same (even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") and ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L18	898	((high adj speed) or "high-speed") and (even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L19	898	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial"))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L20	898	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with (even with odd with (parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial"))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L21	320	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with (even with odd with (parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")) and amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L22	49	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with (even with odd with (parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")) with controll$2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L23	2	((high adj speed) or "high-speed") and ((even with odd with ((serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel")) with (even with odd with ((parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial"))) with controll$2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L24	40196	driver with amplif$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L25	8860	driver near amplif$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L26	7629	driver near amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L27	5555	driver adj amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L28	0	driver adj amplifier with fornt adj end	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L29	20	driver adj amplifier with front adj end	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L30	0	inductive adj amplifer	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L31	2	inductive adj amplifier with boost	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L32	31	inductive adj amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L33	2	"5525928".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L34	2	inductive adj amplifier with boost	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L35	12	("20010018334" | "4287476" | "4388540" | "4695806" | "5521545" | "5914637" | "6057714" | "6201443" | "6392486" | "6404263" | "6429721" | "6446093").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L36	14	(feed adj forward) with amplifier with (inductance or inductive)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L37	12	("20010018334" | "4287476" | "4388540" | "4695806" | "5521545" | "5914637" | "6057714" | "6201443" | "6392486" | "6404263" | "6429721" | "6446093").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L38	53	feed adj forward with boost	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L39	10	feed adj forward with boost with amplifier	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L40	1	"6741846".pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L41	1	fine with coarse with (phase adj detector) with pll with filter with (vco or (voltage adj controlled adj oscillator))	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47

L42	23	fine same coarse same (phase adj detector) same pll same filter same (vco or (voltage adj controlled adj oscillator))	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L43	8	fine same coarse same (phase adj detector) same pll same filter same (vco or (voltage adj controlled adj oscillator)) and (coarse with divider)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:48
L44	2	post adj pll adj filter	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L45	810	pll with filtered	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L46	266	pll with filtered with output	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L47	137	pll adj output with filter	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L48	484	fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator))	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L49	283	fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator)) and (high adj frequency)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L50	99	fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator)) and (high adj frequency with filter)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L51	1	pll adj output adj filter	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L52	335	pll adj filter	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L53	117	pll adj filter with output	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L54	12	pll adj filter with output and coarse and fine	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L55	12	pll adj filter with (output or post) and coarse and fine	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47

L56	81	fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator)) and (high adj frequency) and analog with clock and digital with clock	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L57	3	feed adj forward adj boost	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L58	12	("20010018334" | "4287476" | "4388540" | "4695806" | "5521545" | "5914637" | "6057714" | "6201443" | "6392486" | "6404263" | "6429721" | "6446093").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L59	1	"00103444.6"	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L60	3	"00103444"	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L61	0	"ep00103444"	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L62	910	duty adj cycle with correction	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L63	48	duty adj cycle with distortion with correction	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L64	19	duty adj cycle with distortion with correction and (high with frequency)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L65	0	duty adj cycle with distortion with correction same (high with frequency)	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:47
L66	0	dc adj offset adj compendsation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L67	468	dc adj offset adj compensation	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L68	0	dc adj offset adj compensation with pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L69	1	dc adj offset adj compensation same pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L70	26	dc adj offset adj compensation and pll	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L71	268	375/214	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L72	320	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with (even with odd with (parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")) and amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L73	0	L71 and L72	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L74	1477	375/377	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L75	7	L72 and L74	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L76	664	341/100	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L77	4	L72 and L76	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L78	427	341/101	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L79	4	L72 and L78	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L80	343	370/366	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L81	0	L72 and L80	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L82	256	710/71	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L83	0	L72 and L82	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47

L84	2	"6611218".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L85	268	375/214	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L86	320	((high adj speed) or "high-speed") and ((even with odd with (serial adj to adj parallel) or "serial-to-parallel" or "serial-parallel") with (even with odd with (parallel adj to adj serial) or "parallel-to-serial" or "parallel-serial")) and amplifier	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 07:47
L87	4	(fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator)) and (coarse with divider)).clm.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:55
L88	0	(fine and coarse and (phase adj detector) and pll and filter and (vco or (voltage adj controlled adj oscillator)) and (coarse with divider) and serial).clm.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:00
L89	0	"455.260"	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:55
L90	1772	455/260	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:55
L91	0	88 and 90	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:55
L92	3	87 and 90	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 07:56
L93	0	\2002095541.pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:00
L94	0	"2002095541".pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:01
L95	0	"2002095541".pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:01

L96	0	"2002094055".pn.	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:08
L97	0	"high frequency network transmitter"	US-PGPUB; USPAT; USOCR	OR	ON	2006/01/12 08:09
L98	1	"HIGH FREQUENCY NETWORK TRANSMITTER"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 08:12
L99	0	"CLOCK DATA RECOVERY CIRCUITRY ASSOCIATED WITH PROGRAMMABLE LOGIC DEVICE CIRCUITRY"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/01/12 08:12

PALM INTRANET

Day : Thursday
Date: 1/12/2006
Time: 07:19:06

Inventor Information for 10/051222

Inventor Name	City	State/Country
LU, JINGHUI	AUSTIN	TEXAS
ROKHSAZ, SHAHRIAR	AUSTIN	TEXAS
ANDERSON, STEPHEN D.	MINNETONKA	MINNESOTA
NIX, MICHAEL A.	BUDA	TEXAS
YOUNIS, AHMED	AUSTIN	TEXAS
KENT, MICHAEL REN	AUSTIN	TEXAS
LEE, YVETTE P.	AUSTIN	TEXAS
ABUGHAZALEH, FIRAS N.	AUSTIN	TEXAS
BRUNN, BRIAN T.	AUSTIN	TEXAS
ROBINSON, MOISES E.	AUSTIN	TEXAS
HOSSAIN, KAZI S.	AUSTIN	TEXAS

Appln Info | Contents | Petition Info | Atty/Agent Info | Continuity Data | Foreign Data | Inver

Search Another: Application# Search **or Patent#** Search

PCT / / Search **or PG PUBS #** Search

Attorney Docket # Search

Bar Code # Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

PALM Intranet

Application Number SEARCH

IDS Flag Clearance for Application 10051222

IDS Information

Content	Mailroom Date	Entry Number	IDS Review	Reviewer
M844	11-15-2004	16	☑	04-04-2005 14:29:59 progers

UPDATE